Channel-Stacked NAND Flash Memory with High-κ Charge Trapping Layer for High Scalability by 서주연
 
 
저 시-비 리- 경 지 2.0 한민  
는 아래  조건  르는 경 에 한하여 게 
l  저 물  복제, 포, 전송, 전시, 공연  송할 수 습니다.  
다 과 같  조건  라야 합니다: 
l 하는,  저 물  나 포  경 ,  저 물에 적 된 허락조건
 명확하게 나타내어야 합니다.  
l 저 터  허가를 면 러한 조건들  적 되지 않습니다.  
저 에 른  리는  내 에 하여 향  지 않습니다. 




저 시. 하는 원저 를 시하여야 합니다. 
비 리. 하는  저 물  리 목적  할 수 없습니다. 
경 지. 하는  저 물  개 , 형 또는 가공할 수 없습니다. 
 
Ph.D. THESIS 
Channel-Stacked NAND Flash Memory with 
High-κ Charge Trapping Layer for High 
Scalability 
 
집적도 향상을 위하여 고유전체 전하저장층을 적용한 
채널 적층형 낸드 플래시 메모리 
BY 
JOO YUN SEO 
February 2016 
DEPARTMENT OF ELECTRICAL ENGINEERING AND  
COMPUTER SCIENCE 
COLLEGE OF ENGINEERING 





Exploding demands for mobile devices induce the drastic expansion of the 
market of NAND flash memory as high density storage devices. Three-
dimensional (3D) NAND flash memory paved a new way of increasing the 
memory capacity by stacking cells in three-dimension. For stacked NAND 
flash memory, the thickness of ONO (memory dielectric layers) will be a 
roadblock in scaling-down of the minimum feature size, while channel 
diameter can be scaled down to < 20 nm. It is challenging to reduce the 
thickness of oxide-nitride-oxide (ONO) layer, since the charge trapping 
properties degrade when the Si3N4 is made thinner.  
.In this thesis, the channel stacked NAND flash memory array (CSTAR) 
with high-κ charge trapping layer for high scalability is proposed. To adopt 
high-κ layer into 3D NAND, its memory characteristics were evaluated with 
capacitors and gate-all-around flash memory devices. Finally, 4-layer channel 




Recent trend of nonvolatile memories are introduced and the overview of 
3D stacked NAND flash memory technology is presented in Chapter 1 and 2. 
In Chapter 3, the memory characteristics of high-κ layer were evaluated with 
fabricated capacitors and flash memory devices. In Chapter 4, fabrication 
process and electrical characteristics of CSTAR with high-κ are shown. With 
the comparison with previous works using ONO layer, CSTAR with high-κ is 
evaluated. In Chapter 5, the novel operation method of CSTAR is presented. 
Using TCAD and measurement, a newly designed operation method is verified. 
 
Keywords: 3-D NAND flash memory, stacked array (STAR), charge trap flash 
(CTF), high-κ charge trap memory  
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1.1 Flash Memory Technology 
 
 Semiconductor memory is an essential part of modern information 
processors, and it has been more or less growing in density and performance in 
accordance with Moore’s law. Semiconductor nonvolatile memory (NVM) is a 
major subset of solid-state memory. Nonvolatility means that the contents of 
the memory are retained when power is removed. NVM family includes 
electrically programmable read-only memory (EPROM), electrically erasable 
programmable read-only memory (EEPROM), and flash memory [1].  
EPROM is erased by exposure to UV light and programmed electrically. 
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EEPROM can be both erased and programmed electrically. The use of “EE” 
implies block erasure. E2PROM can also be both erased and programmed 
electrically, but the difference is its byte alterability rather than block erasable. 
Flash memory is an EEPROM that can have a whole memory block erased, 
thus the name “flash.”  
Toshiba Corporation firstly invented NOR-type and NAND-type flash 
technology in the 1980’s. And it is the Intel engineers to put the idea into 
Fig. 1.1. Classification of semiconductor memories 
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practice for the first time. They called it “Flash EPROMs” to emphasize it can 
be erased “in a flash” electrically and without UV light. Because of its roots as 
an extension of EPROMs, Flash was easily adopted as easier-to-use EPROMs. 
NOR flash was the basis for the first Flash memory cards and non-volatile 
solid state drives in the 1990s. NAND-type flash came later and has remained 
primarily a data storage memory in the removable-cards arena. flash memory 
has been the dominant form of NVM for a long period of time, since it has 
high density and high scalability. The strong demand for digital data storage is 
driving the technology developments of extremely dense storage media. 
Driven by continued demand for smartphones, tablet PCs, and other personal 
media devices, the total flash memory market (NAND and NOR) is forecast to 
grow 2% to $30.4 billion in 2012, surpassing the $28.0 billion DRAM market 
in sales for the first time.  With the exception of 2010, the DRAM and flash 
memory markets have been growing closer in size to each other for several 
years but demand for flash used in portable media devices, coupled with two 
years of weaker demand and price erosion for commodity DRAM used in 
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personal computers will finally be enough to push total flash sales beyond 
those for DRAM (Fig.1.2.). 
NAND flash sales are forecast to increase 14% annually from 2012-2017, 
growing to $53.2 billion at the end of the forecast period while the DRAM 
market is forecast to grow 9% annually over this same time. 
 





 NAND flash is used for data storage of mobile devices, media card, and 
digital consumer electronics. Furthermore, NAND flash is drawing attention as 
a replacement of hard disk drives recently. Flash memory does not have the 
mechanical limitations and latencies of hard drives, so a solid-state drive 
(SSD) is attractive when considering speed, noise, power consumption, and 
reliability. NAND flash-based SSDs are expected to become a new driver of 
NAND flash bit consumption beyond 2012 driven by adoption of SSDs in 
mainstream consumer PCs. 
 
Fig. 1.3. Flash memory application demand (source:IC insights) 
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1.2 Flash Memory Unit Cell and Array Structure 
 
The most popular NAND memory cell is based on the Floating Gate (FG) 
technology, whose structure is shown in Fig. 1.4. The floating gate usually 
consists of a polysilicon layer formed within the gate insulator of a field-effect 
transistor between the normal gate electrode (the control gate) and the channel. 
The operations performed to inject and remove electrons from the isolated 
floating gate are called program and erase, respectively. These operations 
modify the threshold voltage of MOS transistor. Applying a fixed read voltage 
to control gate, it is then possible to discriminate two information levels: when 
the read gate voltage is higher than the cell’s threshold voltage, the cell is on 
(“1”), otherwise it is off (“0”). 
 
Fig. 1.4. Unit cell structure of FG NAND flash memory. 
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The most widely adopted flash memory array architectures can be grouped 
into two categories: NOR type and NAND type. NOR-type flash has inherited 
the array structure used in early ultraviolet (UV) EPROM architectures. Figure 
1.5 shows the basic layout outline of a NOR-type flash array. NOR-type flash 
is characterized by high-speed random access and is very well suited to 
program storage applications. Cell programming is usually achieved by hot-
electron injection and electrical erase by Fowler-Nordheim (FN) tunneling.  
 The most common use of NOR flash memory is for code and data storage in 
embedded applications since its random-access reads are fast and reliable. 
However, its programming and erasing speed is slow and requires larger areas 
allocated to a single bit compared to NAND flash memory. 
 On the other hand, NAND flash memory cells share resources, and this 
technology achieves a small cell area (Fig. 1.6). The NAND flash memory 
uses a uniform FN tunneling between the substrate and floating gate for both 











Fig. 1.5. (a) Cross-sectional view of NOR flash memory. (b) Equivalent circuit 










Fig. 1.6. (a) Cross-sectional view of NAND flash memory. (b) Equivalent circuit 
schematic of NAND flash memory. 
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 The power consumption for programming does not significantly increase 
even when the number of memory cells to be programmed is increased.  
 The strengths of NAND flash memories are fast writes and high-density 
arrays, which lower die costs at the expense of random-access read capability.  
Therefore, NAND is strongly suited to data-only applications such as audio 
storage, video storage, or data logging where fast data writes are required and 
the data will be accessed sequentially. Figure 1.7 summarizes the 
characteristics of two main flash memory architectures: NOR and NAND flash 
memories. 
 
Fig. 1.7. Comparison between NOR and NAND flash memory. 
11 
 
The NAND flash memory array is grouped into a series of blocks, which are 
the smallest erasable units. One block is usually composed of 16, 32, or 64 
pages. The read and program operation takes place on a page basis. The pages 
consist of cells belonging to the same word lines. The page size is proportional 
to the number of cells per word line and it is determined by the word line 
length limited by its RC delay and the bit line pitch limited by lithography. By 
increasing the page size, the number of cells operated in parallel program or 
read performance can be increased. All the NAND strings sharing the same 
group of word lines form a block. The block size is proportional to the length 
of string and it is limited by the circuit ability of handling its series resistance 
related with current drivability during the read operation. By increasing the 
block size, the array efficiency is increased, since more cells share both the 
12 
 
select transistors (SSL Tr. and GSL Tr.) and contact area. 
 
 





1.3. NAND Cell Operation 
 
The program and erase operation in the flash memory can be done by 
charge transport through gate dielectrics. The Fowler-Nordheim (FN) 
tunneling is the most widely used transport mechanism in the NAND flash 
memory. The FN tunneling occurs at sufficiently high gate voltage conditions. 
Electrons in the conduction band of the channel can tunnel through the 
triangular energy barrier of oxide as depicted in Fig. 1.9. 
 
 
Fig. 1.9. Fowler-Nordheim tunneling for program operation mechanism. 
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The program operation in the NAND flash memory is performed by a page 
unit. The programming voltage (Vpgm) is applied to the word line of the 
selected page. For constant FN tunneling current, the gate voltage of 
programming pulse (Vpp) is increased by a constant value Vstep. This increases 
the charges in the floating gate by an amount which shift the cell’s Vth by a 
constant increment ΔVth.  Using the self limitation of the tunneling current, 
the cell’s threshold voltage shift (ΔVth) is equal to Vstep. When a floating gate 
cell is intended to be programmed to a certain Vth state, this is typically called 
Incremental Step Pulse Programming (ISPP) [2]. To reach a targeted cell 
threshold voltage, programming pulses are applied with increasing pulse 
amplitude (Fig. 1. 10). Each programming step is followed by a sense 
operation to evaluate whether the target threshold voltage has been reached. 
Therefore, the program step voltage directly affects the cell Vth distribution 
width in a memory array with large numbers of cells.  
When a large number of cells need to be operated in the NAND array, it has 
to be taken into account that one cell is located at every crossing point of bit 
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lines and word lines. To distinguish between selected string and unselected 
(inhibited) string, the self-boosted program inhibit scheme [2] is used. By 
applying Vcc to the SSL and BL, the select transistor of SSL is turned off since 
the channel potential is higher than Vcc-Vth, SSL-TR. At this point, the channel of 
the inhibit string becomes floating node. When program voltage (Vpgm) and 
pass voltage (Vpass) are applied to the word lines, the channel potential is self-
boosted by the series coupling capacitance through the control gate, floating 
gate, channel and bulk. Therefore, a highly boosted channel potential can 
reduce the electric field across the tunneling oxide of unselected cell, and it 
prevents FN tunneling into the floating gate. On the other hand, the channel 
potential of selected string is 0 V since the BL voltage of selected string is set 
to 0 V. As a consequence, the large potential difference between the floating 
gate and channel causes FN tunneling current for the selected cell. 
The channel potential diagrams of selected string and inhibited string are 




Fig. 1.10. Program operation scheme of NAND flash memory array. Using the ISPP 
scheme can obtain smaller Vth distribution rather than the one pulse programming. 
 
Fig. 1.11. Self-boosted program inhibit scheme and channel potential of strings [3]. 
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  The erase operation resets the data of all cells in one block simultaneously 
[4]. The control gate voltage is biased at 0 V and the p-type substrate of 
selected block is biased to a high positive voltage (~20 V). This causes FN 
tunneling of electrons off the floating gate in the selected block and into the 
substrate as shown in Fig. 1.12. The erase operation could also be realized by 
applying negative voltages to word lines, as is the case with silicon on 
insulator (SOI) arrays or several 3D stacked NAND flash memories where no 
substrate exists. However, in this case the row decoders which are linked with 
word lines would have to make both high positive voltage (for programming) 
and high negative voltage (for erase), which means an increased peripheral 
circuit area consumption.  
 
Fig. 1.12. Erase operation scheme of NAND flash memory array. 
18 
 
The reading method of NAND flash memory is shown in Fig. 1.13. To 
connect strings to the bit lines, unselected transistors have to turn on during 
program or read operation. In other words, the unselected cells must behave as 
pass transistors so that their threshold voltages do not affect the current of the 
string. As a result, the pass voltage (Vpass) should be higher than the maximum 
possible programmed threshold voltage (Vth0,max). And, the read voltage (Vread) 
has to be set between the erased threshold voltage (Vth1) and the programmed 
threshold voltage (Vth0). If the selected cell is erased, current flows from the bit 
line to common source line. Conversely, current does not flow in the case 
where the selected cell is programmed. The information (programmed or 
erased) of the cell is determined by a sense amplifier, which sense whether bit 
line current flows or not.  
As mentioned previously, NAND flash memory is used for applications that 
require fast bulk data transfer. As a consequence, it uses page-based operation 
for read operation as well as program operation. For parallel operation, each 




  The basic principle of sensing circuit is indicated in Fig. 1.14 [5]. During the 
precharge step, the CX capacitor is charged up to VPRE and then it is left floating. 
At the end of the precharge phase, the capacitor node is connected to NAND 
flash string. Then, the evaluation step starts. If the cell has a threshold voltage 
higher than Vread, no current flows and the capacitor maintains its precharged 
potential value (VPRE). As a result, the output node of the sense amplifier 
having latch circuit component is set to “0”. Otherwise, if the cell has a 
threshold voltage lower than Vread, the current flows and the potential of 






Fig. 1.13. Read operation of NAND flash memory. 
 
Fig. 1.14. Basic sensing scheme and the related timing diagram 
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  Historically, the first reading technique used the parasitic capacitor of the bit 
line, where the cell state is detected by sensing a voltage of bitline capacitor 
(BL(n)) as shown in Fig. 1.15. However, there is an issue related with coupling 
of adjacent bit lines. Figure 1.16 shows of cut plane along the selected page. 
Let’s suppose the BL(n+1) and BL(n-1) bit lines are discharged to VPRE-VSEN 
which is voltage drop when the selected cell is in erased state. On the coupled 
BL(n), the following voltage variation is induced [[5], [6]]: 
 
                                  
This unwanted coupling noise can lead to sensing error. Moreover, the 
coupling capacitance between BLs increases with the continuous bitline pitch 
scaling-down.  
  To solve this issue, the interleaving architecture is introduced. While the 
even (or odd) bit lines are read, the odd (or even) bit lines are forced to a fixed 












operation for selected page is performed by two steps: one for even BLs’ cells 
and the other for odd BLs’ cell.  
Another solution to the bitline coupling issue is the All Bit Line (ABL) 
architecture illustrated in Fig. 1.17 [7]. In the ABL architecture, the voltage of 
SO node is used for sensing instead of BL node. And, the bit line voltage is 
maintained during the evaluation step so that the constant BL current flows 
(IREADH for erased state or zero current for programmed state). Whether BL 
current flows or not is detected at SO node connected with Cso and sense 
amplifier. Thus, ABL architecture is called by the “current sensing” as opposed 
to “voltage sensing” used by interleaving architecture. As all bit lines of 
selected page are read (or programmed) simultaneously, ABL architecture can 
realize maximum parallelism. The ABL architecture has the following 
advantages over interleaving architecture: evaluation time reduction, lower bit 
line voltage, simultaneous data process of even/odd cells, and reduction of 
floating gate interference [8]. However, the ABL architecture needs one sense 
amplifier for each bitline while one sense amplifier is connected per two bit 
23 
 
lines. Therefore, the number of reading circuit is doubled compared to the 








Fig. 1.16. Bit line parasitic capacitors 
 
Fig. 1.17. Sensing circuit of ABL architecture and its timing diagram. 
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1.4 Charge Trap Flash Memory 
 
Floating-gate flash memory has been successfully developed in the last few 
decades with continuous down-scaling of cell dimensions to obtain high data-
storage density, high program/erase speeds, low operating voltage and low 
power consumption [9]. Smaller and smaller devices have driven drastic 
increase of fabrication density of flash memory. However, some intrinsic 
limitations make this type of memory rapidly approach the scaling limit. As 
flash memory device scales down beyond the 2x nm technology node, these 
approaches face significant challenges. A relatively thick tunneling oxide and 
inter-poly dielectric layer have to be used in the floating-gate memory to 
maintain acceptable reliability, limiting further down-scaling of the cell size in 
the vertical direction [10]. In addition, maintaining a high gate coupling ratio is 
still one main bottleneck in down-scaling the floating-gate devices [11]. 
Moreover, as the spacing between adjacent devices is down-scaled, this 
parasitic capacitance plays an increasingly dominant role in the device 
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performance sine data stored in the adjacent cells can interfere with each other 
by capacitive coupling [12]. Additionally, a limited margin poses a great 
challenge on the reliability of the floating-gate memory devices, as the number 
of electrons stored in floating-gate significantly decreases with continual 
down-scaling of the cell size. 
 One of the most important innovation proposed to overcome the scaling 
limits of FG devices while maintaining its basic architecture was the 
introduction of an insulating charge trapping layer, typically made of nitride, 
to replace the poly-silicon FG [13]. This concept, which dates back to the late 
1960 [14], has been exploited by several devices proposed in the last decades. 
Fig.1.18 depicts band diagrams of FG NAND cell and SONOS cell. Basic 
concept of the two memories is the same: energy inside storage materials is 
lower than bottom of conduction bands of tunnel and blocking dielectrics 
preventing diffusion of trapped charge. For both cells, write operations mean 





Fig. 1.18. Comparison between FG and SONOS related with band diagram and 
material properties. 
 
By adopting charge trap NAND architecture, some issues that can limit the 
future scalability of FG NAND technology can be solved. Most important 
improvements are huge electrostatic interference reduction, higher immunity 




3-D Stacked NAND Flash Memory 
  
2.1 Examination of Previous 3-D Stacked NAND Flash  
2.1.1 Gate Stack Type 3-D NAND Flash Memory 
 
  The 3-D staked NAND flash memories can be divided into two categories 
as depicted in Fig. 2.1. (the gate stack type and the channel stack type) In this 
section, previous gate stack type 3-D NAND flash memories are examined. 
  In 2007, Toshiba Corp. devised the bit-cost scalable (BiCS) 3D cell 
technology that held costs down even as the number of layers increased. Since 
Toshiba reported the BiCS, several gate stack type 3D NAND flash memory 
architectures have been proposed, and TCAT (Terabit Cell Array Transistor) by 
Samsung is one of the most representative architectures.  
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The BiCS structure was shown in Fig. 2.2 [15]. In this structure, "punch and 
plug" process method is used. String of the cells is on the plugs located 
vertically in the holes punched through whole stack of the gate plates. Since 
the channel should be deposited inside the holes, poly-crystalline channel is 
utilized. Consequently, a unit cell of BiCS structure is based on poly-
crystalline Si thin-film transistor (TFT) device having vertical channel and 
GAA structure.  
The equivalent circuit of BiCS structure is indicated in Fig. 2.3. In BiCS 
structure, a single cell is accessed by control gate on the string which is 
selected by a bit line and row select line.  
Except for erase operation, the operation method of BiCS is similar to the 
conventional planar NAND flash. The body of vertical channel is not directly 
connected to p-type substrate. Instead of the conventional bulk erase method, 
the body potential is raised by holes generated by gate-induced drain leakage 







Fig. 2.1. Classification of 3-D NAND flash memories according to the stacking type. 






Fig. 2.2. BiCS architecture and its string structure [16]. 
 
Fig. 2.3. Equivalent circuit of BiCS flash memory [15]. 
 
After the first introduction of BiCS flash memory, Toshiba has announced 
various modified versions. To solve poor sub-threshold characteristics of poly-
silicon TFT due to trap density at grain boundary, “macaroni” body vertical 
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FET having thinner body poly-silicon than the depletion width was adopted 
[17] 
BiCS flash memory having macaroni body FET has better sub-threshold 
characteristics with increased current and uniform Vth distribution. However, 
there are still several issues to be resolved. As the bottom source region is 
formed on the substrate, the removal (HF treatment) of bottom gate dielectrics 
at the bottom of hole before plugging channel is inevitable. Consequently, 
SiN-based tunnel film is needed to minimize the damage by diluted-HF 
treatment for the “gate-first” process [18]. Pipe-shaped BiCS (P-BiCS) was 
devised [17] to solve some critical problems on BiCS flash such as poor 
reliability of memory cells, cut-off characteristics of the lower select gate and 
high resistance of source line. By the change of the vertical NAND string from 
straight shape to U-shape as shown in Fig. 2.4., P-BiCS realizes good data 
retention and wide threshold voltage window because of less process damage 
on tunnel oxide during the fabrication process. Low resistance of source line 
by introducing metal wiring and tightly controlled cut-off characteristics of 
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select gate enable good functionality of memory array.  
 
(a)                           (b)                           
Fig. 2.4. (a) Schematic of P-BiCS flash memory (b) Fabrication of process of 
P-BiCS [15]. 
   
 
Samsung proposed vertical NAND flash memory cell array using TCAT 
(Terabit Cell Array Transistor) technology to improve two major drawbacks of 
the BiCS technology [19]. BiCS flash memory is almost impossible to 
implement metal gate structure because it is very difficult to etch metal/oxide 
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multilayer simultaneously. Consequently, BiCS flash memory cannot utilize 
various advantages of metal gate SONOS cell structure, for example, faster 
erase speed, wider Vth margin, and better retention characteristics. Another 
concern is GIDL erase of BiCS flash. An extensive periphery circuit change 
may be necessary to apply negative bias on word line during erase operation. 
Figure 2.5 shows the structure of TCAT flash memory. Metal gate structure 
and bulk erase operation are key features of TCAT flash. By embedding the 
concept of the process flow named with ‘gate replacement’, metal gate could 
be utilized as shown in Fig. 2.6. Also, the channel of TCAT is directly 
connected to p-type substrate, so that conventional bulk erase method can be 
used. Therefore, the NAND string can be operated without any major 









Fig. 2.5. Bird’s eye view and cross sectional view of TCAT flash memory 
 
(a)                                (b) 




2.2.2 Channel Stack Type 3-D NAND Flash Memory 
 
A number of channel stack type 3-D NAND flash memories have been 
reported. They have horizontal stacked channels and the gate is vertically 
shared. Firstly, Samsung devised channel stack type 3-D NAND flash memory, 
which was called VG-NAND as depicted in Fig. 2.7 [20]. The VG-NAND is 
comprised of horizontal stacked string, vertical gate for WL and SSL, and CSL 
tied with source and active body for bulk erase operation. For layer decoding, 
VG-NAND has multiple SSLs which are connected in series. SSL transistors 
are either depletion mode or enhancement mode, and proper bias is applied to 
transistors to distinguish stacked strings.  
Although VG-NAND can solve the problems of gate stack 3-D NAND flash 
memory’s problems such as difficulty of WL interconnect, program 
disturbance, and channel resistance, there is a burden of making several SSL 







Fig. 2.7. (a) Structure of VG-NAND (b) Top view of active array [19] 
 
(a)                                    (b) 
Fig. 2.8. (a) Equivalent circuit of VG-NAND (b) Schematic of SSLs and its 
operation table for a layer selection 
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  The second example of channel stack type 3-D NAND flash memory is 3D 
VG NAND of Macronix as shown in Fig. 2.9 [21]. It has stacked poly-Si 
channels and the vertical gate (VG) NAND array with a much smaller half 
pitch (75 nm) than VG-NAND of Samsung. However, memory array design 
for VG NAND is much more difficult. Since the BL is horizontal and parallel 
to each other, it is difficult to decode the multi-layer BL’s in any simple way. 
For a simple decoding method, Macronix introduced a PN diode decoding 
structure to overcome drawbacks of VG NAND. The new version of 3D VG 
NAND is shown in Fig. 2.10 [22]  
 





Fig. 2.10. Structure of the pn diode decoded 3D VG NAND architecture. [21] 
 The PN diode decoded 3DVG does not use plural SSL in each block, but 
instead separates the source lines (SL) of different memory layers. The 
memory cell is then selected by the intercept of WL, BL and SL. However, this 
type of decoding has sneak paths between memory layers and this prohibits 
correct program and read selection. A PN diode is thus introduced at the source 
side to block the sneak paths during reading. For the program-inhibit operation, 
a three-step pulse is introduced during self-boosting programming. The 
40 
 
operation method of pn diode decoded VG NAND is somewhat different from 
the conventional NAND operation. During read operation, the source-side 
sensing [23] is conducted where a positive voltage is applied at the p-type 
selected source line (SLs) because the pn diode is connected at the source side.  
  Contrary to the previous 3D VG NAND approaches, there is no need to 
fabricate plural string select (SSL) transistors inside the array of pn diode 
decoded VG 3D NAND, thus enabling a highly symmetrical and scalable cell 
structure. However, a good PN diode with very low leakage is important. More 
metal routing is also needed to minimize the source resistance. Due to the 
issues of polycrystalline Si channel (lower mobility, non-uniform 
characteristics, and poor reliability), single crystalline Si nanowire stacking 
was investigated [24]. SiGe/Si layers are epitaxially grown on a single crystal 
Si wafer for stacked-nanowire formation. However, 3-D stacked array was not 
fabricated, but just the concept was proposed in Ref. [24] as shown in Fig. 2.11. 
Moreover, this proposed array structure is not suitable for realistic NAND 
flash memory because the number of bit-lines of the 3D array is limited by the 
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number of stacked layers.  
 
Fig. 2.11. 3D array of single crystal Si nanowires introduced by CEA-LETI 
[24]. 
  In our previous research, “STAR” (STacked ARray) having single-crystal Si 
channels and gate-all-around (GAA) structure was investigated for channel 
stack type 3-D NAND flash memory as shown in Fig. 2.12 [25]. The cells in 
STAR having a single-crystal Si channel have uniform distribution of cell 
performance because of the absence of the defects associated with grain 
boundaries. The subthreshold characteristics of poly-Si FETs are dependent on 
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trap density at grain boundaries in poly-Si. Thus, STAR can have better 
performance with a uniform and stable characteristic. However, channel 
stacked array NAND flash memory requires the effective layer selection 
schemes and architecture, so the optimized architecture needs to be devised. 
3D NAND flash memory architecture should satisfy several conditions; the 
easiness of fabrication, the compatibility with the conventional peripheral 
circuits, and the acceptable area for contact formation. 
 
(a)                                  (b) 
Fig. 2.12. (a) Bird’s eye view of the STAR NAND flash memory. (b) The 




Fig. 2.13. Bird’s eye view of the conventional CSTAR, its equivalent circuit, 
and operation scheme [26]. 
 




Fig. 2.13 shows the conventional CSTAR architectures [26]. In the case of 
the conventional CSTAR array, each bit-line is connected to the different layer. 
Since the bit line is common in a layer, string selection in the selected layer is 
done by using the island type string selection line (SSL). The strength of the 
conventional CSTAR is that it can use 2D planar NAND operation scheme 
without degradation of performance throughput. However, the formation of the 
island type SSLs is challenging. To overcome this issue, CSTAR with layer 
selection by multi-level operation (LSM) was designed (Fig. 3, [27]). In the 
case of layer selection by multi-level operation, the SSLs in a layer have 
different levels of threshold voltage (VT). Applying different bias to each SSL 
can distinguish the different strings in the same layer. Since there is no need of 
the island type SSLs, the bit line pitch can be scaled down, which increases 






2.2.3 Comparison between the Gate Stack Type and the 
Channel Stack Type 
 
  Figure 2.15 summarizes the comparison between the gate stack type and the 
channel stack type. The minimum unit cell size for the gate stack type (P-BiCS 
and TCAT) should be around 6F2 because of the “word line (WL)-cut” process 
[17], [19]. Each drilled hole must be located inside one SSL line for decoding. 
The drilled hole size is limited by the minimal ONO thickness (~15nm) and 
the channel diameter (~20nm). The minimal channel diameter is constrained 
by the read current and the tolerable field enhancement (FE) effect. There are 
also other lithography constraints such as the overlay between the drill hole 
and SSL, and the minimal SSL/WL cut space. The estimated minimal cell size 
is possibly around 4Xnm 1/2 pitch with 6F2 [28]. 
The channel stack-type NAND flash architecture has a large memory density 
with smaller stacked layers than gate stack. As the number of stacks increases, 
more notable differences between the gate stack type and the channel stack 
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type can be found. Therefore, we can conclude that the channel stack type can 
attain terabit density more quickly. A certain memory density may be achieved 
by any array architecture but with different numbers of stacking layers. A 
smaller pitch allows the achieving of high density at reasonable number of 
stacked memory layers ( < 32) and thus potentially offers lower cost.  
Figure 2.14 shows the trend of bit line current of 3D NAND as a function of 
the number of stacked layers and the hole diameter for gate stacked type and 
channel stacked type. For this simulation, we use poly-Si channel with 
macaroni structure for gate stacked NAND, and single-crystalline silicon 
nanowire channel for channel stacked NAND. GSTAR shows bit line current 
degradation as the number of stacked layers increases, and this degradation 
should be compensated by increasing the hole diameter. Therefore, CSTAR 
has an advantage in scaling-down the minimum feature size. The key in 
scaling-down the feature size of channel stacked NAND is how to reduce the 
thickness of trapping layer and blocking layer, and adopting high-κ dielectric 




Fig. 2.15. Summary of gate stack type and channel stack type. 
 
 
Fig. 2.16. Trend of bit line current of 3D NAND as a function of the number 






Channel Stacked NAND Flash Memory with high- 




 For all 3D NAND structures, the lateral scalability is limited by the thickness 
of memory dielectric stack (blocking, trapping, and tunneling layer) and that of 
channel [29]. If the channel thickness is scaled down to <20 nm, the total 
dielectric layer thickness becomes a roadblock in scaling-down of the 
minimum feature size. Although the conventional Si3N4 trap layer is the most 
widely used charge trap layer, it is challenging to reduce the thickness of 
oxide-nitride-oxide (ONO) layer, since the charge trapping properties degrade 
when the Si3N4 is made thinner. On the other hand, high-κ based trapping layer 
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has advantages for scaling-down of the thickness due to its higher dielectric 
constant and higher trap density than the conventional Si3N4 charge trapping 
layer. The charge trapping and tunneling characteristics of HfO2 layer that 
replaces Si3N4 layer as trap layer were investigated by You et al.[30]. The 
electrical properties of metal-hafnium-oxide-semiconductor (MHOS) 
capacitors were compared with those of metal-nitride-oxide-semiconductor 
(MNOS) capacitors. MHOS capacitors showed a larger memory window than 
the MNOS capacitors at the same trap layer thickness, because the HfO2 layer 
has better charge trapping efficiency than the Si3N4 layer. Whereas the Si3N4 
trap layer whose thickness is below 4 nm shows enormous increase of the 
tunneling current, the HfO2 trap layer does not show the degradation of 
trapping efficiency when its thickness is reduced below 4 nm. It has been 
found that an HfO2 trapping layer has greater conduction band offset (~1.65 
eV) than a Si3N4 trapping layer (~1.03 eV). Moreover, the trap density and trap 
energy is tunable by engineering the deposition methods.  
The leading candidate as an alternative blocking oxide layer is Al2O3. The 
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dielectric constant of Al2O3 (~9) is higher than that of SiO2 (~3.9). The main 
advantage of Al2O3 for blocking oxide is decreased back tunneling current 
during erase operation. When negative bias is applied for the erase operation, a 
blocking dielectric with a higher dielectric constant can reduce the electric 
field, and electron injection from the gate during erase operation can be 
effectively suppressed [31]. Table 3.1 summarizes the material properties of 
interesting high-ĸ trapping and blocking layer materials as well as of Si3N4 
[32]–[34].  
With the adoption of high-κ trapping layer and blocking layer, wider memory 
window with smaller physical thickness can be obtained. While many studies 
have reported the electrical properties of memory devices with high-κ based 
charge trapping layer, most studies are limited to large capacitor devices or 
single flash memory devices. In this work, we demonstrate high performance 





Table 3.1 Material properties of high-ĸ materials 
 Si3N4 HfO2 Al2O3 
Conduction band 
offset respect to Si 
(eV) 
2.12-2.4 1.5 2.8 
Dielectric constant 7.5 24 7 
Trap depth (eV) 0.8-1.1 ~0.5-2.45 ~2.35 
Trap capture cross 
section (cm2) 






3.2 Memory Characteristics of HfO2 
To investigate the electrical characteristics of HfO2 as a charge trapping layer, 
capacitors composed of SiO2/HfO2/Al2O3 (3.5/8/15 nm) and SiO2/Si3N4/Al2O3 
(3.5/8/15 nm) were fabricated. The 3.5 nm SiO2 film was thermally grown at 
800℃, and HfO2 and Al2O3 layers were deposited using atomic layer 
deposition (ALD). Hf[N(CH3)(C2H5)]4 was used as a precursor for HfO2, and 
Al(CH3)3 was used as a precursor for Al2O3. Process temperature was 300℃. 
Si3N4 was deposited using low pressure chemical vapor deposition (LPCVD) 
at 785℃. The capacitance-voltage (C-V) curves were measured with Agilent 
B1500A semiconductor characterization system. As shown in Fig. 1 (a), when 
the program voltage (13 V) is applied to the gate electrode, the sample with 
HfO2 charge trapping layer shows 5.4 V of flat band shift. Fig. 1(b) indicates 
the amount of the shifted flat band voltage when the program pulse is applied 
repeatedly. The sample with HfO2 shows wider flat band voltage shift 
compared with the sample with Si3N4 charge trapping layer. It can be 
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concluded that HfO2 trapping layer shows superior program characteristics to 
the Si3N4 trapping layer with the same physical thickness. 
 By varying the thickness of HfO2 charge trap layer and Al2O3 blocking layer, 
its memory characteristics are investigated to ensure their limitation of 
thickness scaling. Fig. 3. 2 indicates that the thickness of HfO2 is reduced to 2 
nm, there is a degradation of trapping efficiency. In the case of Al2O3 blocking 
layer, its thickness should be larger than 9 nm to achieve stable program 
characteristics. When its thickness is reduced below 9 nm, leakage 
components are increased. Based on these experiments, we can conclude that 
HfO2 trapping layer should be thicker than 4 nm, and Al2O3 blocking layer 








Fig. 3.1. (a) C-V curve of the sample with HfO2 charge trapping layer, Vpgm = 
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Fig. 3.2. (a) Program speed with respect to the thickness of HfO2 trapping 
layer (b) ISPP slope with respect to the thickness of Al2O3 blocking oxide 
(experiments were conducted by Yonsei University) 
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3.3 Fabrication of Nanowire Memory Devices with high-κ 
Dielectric Layer 
 
To demonstrate the scalability of CTF memory devices with high-κ material, 
we fabricated single crystalline silicon nanowire flash memory devices with 
HfO2 and Al2O3. For the nanowire devices, the total thickness of dielectric 
layer can be a bottleneck for scaling-down of the cell size. So, we implement 
4.5-nm-thick HfO2 layer and 12-nm-thick Al2O3 layer to nanowire memory 
devices. The fabrication started on silicon-on-insulator (SOI) wafers. Ion 
implantation with BF3 at the dose of 1 x 10
12 cm-2 was performed to adjust the 
threshold voltage. Then, the active region was defined with mix-and-match 
process of e-beam and photolithography followed by reactive ion etch (RIE). 
For the corner-rounding of Si nanowires, wet etch with NH4OH/H2O2/de-
ionized H2O mixture (APM) at 65℃ was performed, and buffered HF 
solution was used to remove the buried oxide (BOX) beneath Si nanowires. A 
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3.5-nm-thick oxide layer was thermally grown for a tunneling layer, and a 4.5-
nm-thick HfO2 layer and a 12-nm-thick Al2O3 layer were deposited with 
atomic layer deposition (ALD) process. After that, phosphorus-doped poly-
silicon was deposited and word-line patterning was performed with mix-and-
match process followed by reactive ion etch (RIE). Subsequently, an ion 
implantation with arsenic was performed to form n+ region, and contact hole 
was formed followed by metal (Ti/TiN/Al/TiN) patterning as the back-end-of-












Fig. 3.3. A schematic view and transmission electron microscopic 
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Fig. 3.4 (a) Program and erase characteristics of planar SAHOS device (Wch 
= 1 m. LG = 1 m) (b) Program and erase characteristics of gate-all-
around SAHOS device (Wch = 15 nm. LG = 200 nm) 
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Fabricated NAND flash array consists of a string select transistor, three word-
lines, and a ground select transistor. Figure 3.3 is the cross-section view of the 
single crystalline Si nanowire channel surrounded by SiO2, HfO2, and Al2O3. 
The transmission electron microscopic (TEM) image shows uniformly 
deposited dielectric layer with atomic layer deposition (ALD) process. The 
channel width (Wch) is defined by e-beam lithography, and Wch of the 
fabricated device is about 15 nm. For comparison, planar structure devices 
with 1 μm of Wch were also fabricated. Figure 3.4 (a) shows program and erase 
characteristics of the planar device with 1 μm of Wch , 1 μm of cell gate length 
(Lg) and 1 μm of word line gap. Program/erase voltage is applied to the 
selected cell gate and pass voltage (6 V) is applied to unselected cell gates. 
With the program pulse of 14 V for 100 μs and the erase pulse of -13 V for 100 
ms, about 2.5 V of memory window can be obtained. With the help of the 
gate-all-around structure, memory characteristics are improved and memory 
window is increased to 3.5 V as shown in Fig. 3.4 (b). Measured devices have 
a nanowire channel with 15 nm of Wch , 200 nm Lg and 100 nm of word line 
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gap. Better gate controllability induces lower subthreshold swing as well. In 
the cylindrical geometry, the electric field at the Si-SiO2 is enhanced while the 
electric field applied to the blocking oxide is depressed [9]. Therefore, 


















































Fig. 3.5. Program and erase speed of gate-all-around SAHOS device (Wch = 15 
nm. LG = 200 nm) 
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Figure 3.5 is the program/erase characteristics of the gate-all-around (GAA) 
nanowire devices. In this work, threshold voltage is defined as the value of the 
cell gate voltage, corresponding to 10 nA of bit-line current. Note that erase 
saturation does not occur, which is a usual phenomenon in SONOS devices 
[36]. The main cause of the erase saturation is electron current injected from 
the gate to the charge trapping layer, when high electric field is applied in erase 
operation. When Al2O3 (κ ~ 9.3) replaces SiO2 (κ ~ 3.9) as a blocking oxide, 
the electric field applied to the blocking oxide is reduced due to its higher 
permittivity. In other words, the tunneling barrier width that electrons should 
pass through gets longer, and the chance of electrons tunneling through the 
blocking oxide is reduced significantly. Consequently, gate-all-around 
structure and high-κ dielectric contribute to the high program/erase speed and 




































Fig. 3.6. (a) Retention characteristics of SAHOS device at 85℃. (b) 
Endurance characteristics of SAHOS device. (Inset) Transfer 
characteristics after program/erase cycles (Wch = 1 m. LG = 1 m) 
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 Figure 3.6(a) illustrates the retention characteristics of nanowire devices. We 
can expect that there will be > 30 % charge loss after 3 years at 85℃. Most of 
the charge loss occurs in a few minutes. The initial charge loss is mainly due to 
shallow traps in the trapping layer. This mechanism should be studied further. 
The endurance characteristic is shown in Fig. 3.6(b). After 1000’s program and 
erase cycles, memory window remains at 2.76 V. 















In this chapter, fabrication process and measurement results of channel 
stacked NAND flash memory with high- are presented. By adopting high- 
materials as charge trapping and blocking layer, the total thickness of memory 
dielectric can be reduced to ~18 nm. Comparable memory window and 





4.2 Fabrication Method  
 In order to demonstrate the feasibility of high- charge trapping layer and 
blocking layer into channel stacked NAND flash memory, fabrication was 
carried out. The fabrication method is similar to our previous works which use 
ONO memory dielectric stack. Fabrication process is described in Fig. 4.1.  
Fig. 4.1. (a) SiGe/Si/SiGe/Si --- layers are epitaxially grown on the silicon 
substrate by ultra-high vacuum chemical vapor deposition (UHVCVD) to 
make the stacked single crystalline silicon channel. Each layer is 40 nm as the 
optimum thickness to avoid lattice dislocation, and in-situ doped with boron 
whose concentration is 5x1017/cm3. This process was conducted by IQE 
silicon corp. in UK.  
Fig. 4.1. (b) After initial cleaning (SC1, SC2, and HF cleaning), hydrogen 
silsesquioxane (HSQ)-based negative electron-beam lithography (EBL) and i-
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line photolithography were carried out. After that, reactive ion etch (RIE) was 
performed to form active region.    
Fig. 4.1. (c) To remove polymer residual and hard mask, SC-1 cleaning and 
HF cleaning steps are carried out. To detach silicon channel layer, SiGe 
between silicon layers is selectively removed by chemical dry etch (CDE) and 
wet etch. NH4OH:H2O2 solution was used as an etchant. During these isotropic 
etch process, the fin is rounded as well. 
Fig. 4.1. (d) Tunneling oxide is thermally grown, and HfO2 and Al2O3 layers 
are deposited with atomic layer deposition (ALD) process as a charge trapping 
layer and a blocking layer, respectively. After that doped poly silicon for gate 
material is deposited and chemical mechanical polishing (CMP) is performed 
for planarization.  
Fig. 4.1. (e) For patterning WLs, SSLs, and GSL, e-beam lithography and 
photolithography using HSQ hard mask is carried out, followed by RIE. Main 
etchant gas is HBr. 
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Fig. 4.1. (f) To remove residual poly-Si, isotropic etch using CF4 plasma is 
performed. After that, n+ and p+ region is defined with ion implantation. 
Fig. 4.1. (g) Inter-layer dielectric (ILD) is deposited using plasma enhanced 
chemical vapor deposition (PECVD) process, followed by contact etch and 

























Fig. 4. 1. Fabrication process of channel stacked array with high-κ 
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4.3 Key Process Steps of CSTAR with high-  
4.3.1. Single Crystalline Silicon Channel 
The biggest strength of channel stacked array (CSTAR) is that it can use 
single crystalline silicon channel. Whereas vertical channel should be 
deposited after forming the hole through stacked gates, lateral channel can be 
grown epitaxially at the first step of process. Single crystalline silicon channel 
has advantages over poly-Si channel with respect to mobility, uniformity, and 
reliability.  
 Single crystalline channel for 3D NAND is grown using Si1-xGex alloy as a 
sacrificial layer. The important point to be considered is a critical thickness in 
epitaxial growth of heterostructures. In case of Si1-xGex alloy, its lattice 
constant is larger than that of Si (5.530 Å ) and smaller than that of Ge (5.658 
Å ). It means that Si1-xGex layer on the Si substrate is under compressive strain 
[37]. This stress can cause misfit dislocation if its thickness is larger than the 
critical thickness. Since the critical thickness is inversely proportional to the 
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Ge fraction of SiGe, the Ge fraction should be optimized to grow single 
crystalline Si channel without dislocation.   
 Fig. 4.2 is a transmission electron microscope (TEM) image of Si/SiGe 
stacked layers. Si/SiGe layers were grown by ultra-high vacuum chemical 
vapor deposition (UHVCVD). Ge fraction of SiGe layer is ~30%, and each 
layer is 40 nm thick. Single crystalline silicon channel is successfully grown 
without dislocation, as shown in Fig. 4.2.  
  







4.3.2. Fin Patterning 
For CSTAR, the etch slope in active fin patterning is closely related to the 
channel diameter. The difference in channel diameter induced by the etch slope 
causes the variation of memory performance among cells in different layers. 
Similarly, a slight deviance from a right angle of the etch slope results in 
drastic change of the dimensions among the gates. It is important to achieve a 
steep etch slope in highly stacked 3D NAND.  
   In fabrication process of CSTAR, active patterning and gate patterning are 
carried out using e-beam lithography and photolithography followed by dry 
etch process. In process of dry etching, HSQ e-beam resist slope is transferred 
to Si etch slope. Therefore, the optimization of etch recipe is required to 
minimize for HSQ being etched while etching Si fin.  
 There are two main etch processes; removal of native oxide by using Cl2 gas 
and Si etch by using HBr gas. The etch time of Cl2 etch process and platen 
power in HBr etch process is optimized and Table 4.1 shows the conditions of 
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dry etch process. With these conditions, silicon fins with steep etch slope can 
be obtained as shown in Fig. 4.3.   
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Fig. 4.3. An SEM image of silicon fins with steep etch slope 
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4.3.3. Stacked Nanowires 
Formation of stacked nanowire channels is the critical process in fabrication of 
CSTAR. Methods of forming stacked channels have been developed and the 
key process is to remove SiGe sacrificial layers between stacked channels. To 
selectively remove SiGe layers, both chemical dry etch (CDE) and wet etch 
are used. Combining CDE which is relatively fast and selective process and 
wet etch process, SiGe can be removed successfully and Si channel can be 
rounded as well.  
 CDE utilizes the plasma generated in a radical generator. Radicals chemically 
reactive are distributed equally in the process chamber and attached to the 
surface without any directionality, which results in isotropic etching. Reaction 
between radicals and exposed surface yields volatile materials and continues 
further reaction. Table 4.2 shows the process condition of SiGe isotropic etch 
using CDE. The main etchant of this reaction is fluorine. The selectivity 
between Si and SiGe is resulted from the difference in binding energy of Si-Si 
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and Si-Ge. The binding energy of Si-Ge is 2.12 eV, which is smaller than that 
of Si-Si (2.31 eV). Si-Ge bonds are broken easily and make Si-F or Ge-F 
bonds easily compared with Si-Si bonds. Continuous reaction between fluorine 
atoms and Si- or Ge- yields volatile SiFx and GeFy, which results in complete 
removal of SiGe layers [38], [39]. With this mechanism, SiGe can be 
successfully removed with selectivity of 20:1 to Si (Fig. 4.4).  
Table 4.2. Process condition of SiGe selective etch using CDE 
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Fig. 4.4. An SEM image showing the result of selective SiGe etch  
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Another method used in selective etching of SiGe is wet etch process using 
ammonia-peroxide mixture (APM). The NH4OH:H2O2:deionized water ratio is 
1:8:64 and process temperature is 65ºC. In this mixture, H2O2 plays a role as 
an oxidizer, and NH4OH as an oxide etchant. The oxidation speed is greater in 
case of Ge than Si. Oxidized Ge can be etched by NH4OH more rapidly so that 
selective etch with selectivity of >5:1 could be achieved (Fig. 4.5). Moreover, 
APM solution contributes to corner-rounding of Si nanowire, since it etches 
the corner region faster than other regions.  





 After stacked Si channels being formed, HfO2 and Al2O3 layers were 
deposited using atomic layer deposition (ALD). Hf[N(CH3)(C2H5)]4 was used 
as a precursor for HfO2, and Al(CH3)3 was used as a precursor for Al2O3. 
Process temperature was 300℃. With the great uniformity of ALD process, 













Fig. 4.6. A schematic of stacked nanowires and a TEM image of cross-section 
view of stacked Si nanowires surrounded by SiO2, HfO2, Al2O3, and Ti. Ti is 
the capping layer to protect nanowires in preparation for TEM inspection.   
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4.3 Measurement Results 
 
Using the fabricated devices, various characteristics are examined. Fig. 4.7 
depicts the equivalent circuit of the fabricated devices. The fabricated array 
has 4 stacked layers, and each layer has three word-lines and four bit-lines. 
String select transistors and ground select transistors have the same dielectric 
composition as that of memory cells.  
 
Fig. 4.7. CSTAR array and its fabricated 4-type devices 
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Figure 4.8 is a microscope top view of fabricated array, and Fig. 4.9 is a 
cross-sectional TEM image of the fabricated array. Nanowire diameter is < 20 
nm, and the diameter difference among cells in different layers is very small 
thanks to the optimized active etch process. 
 











Layer selection and program/erase operation with the fabricated array is 
verified as shown in Fig. 4.10. In CSTAR, a layer is selected with 
corresponding bit-lines, and a string in a layer is selected with string selection 
line (SSL) transistors. By turning on the corresponding SSL transistor, the 
string can be selected as verified in Fig. 4.10.  
 
 
Fig.4.10. Bit line current vs. cell gate voltage. By applying Vcc to SSL 
transistor, we can select a string in the layer. 
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Fig. 4.11 shows the program/erase characteristics of selected cell. Its cell gate 
length is 90 nm, and space between gates is 70 nm. Threshold voltage is 
defined as the value of the cell gate voltage, corresponding to 10 nA of bit-line 
current. 4 V of VTH can be achieved when Vpgm = 13 V and Vers = -14 V. Fig. 4. 
12 is program and erase speed of the fabricated array. 
 
 Fig. 4. 11. Program and erase characteristics of fabricated array. 4 V of VTH 
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Reliability characteristics are measured as shown in Fig. 4.13. It is expected 
that VTH window will be about 2 V after 10 years at room temperature. The 
large amount of charge loss occurred in 1000s, and it is attributed to electrons 
in shallow traps.  In the case of endurance characteristic, after 1000’s 
program and erase cycles, VTH window remains at 2.5 V. Although its retention 
characteristics are poorer than SONOS devices, but it can be improved with 
optimized deposition technique [40].  
     
 






































4.5 Comparison with Previous Works 
 
 To evaluate the memory performance of this work, memory characteristics 
are compared with previous works. Figure 4.14 shows program and erase 
speed of ONO devices fabricated in 2013 [27]. Devices were also fabricated in 
ISRC and overall fabrication process is similar to this work besides ONO 
dielectric layers. As shown in Fig. 4. 14, program speeds are comparable, and 
erase speed is better in case of high- dielectric layer. It is because high- 
dielectric layer effectively reduce the injection of electrons from the gate to the 
channel. In case of ONO devices, erase bias cannot be larger than 13 V due to 
back tunneling issue, but there is no back tunneling even 14 V is used as erase 
bias in case of AHO devices. 
Table 4.3 summarizes the comparison of memory performance with previous 
works that use ONO dielectrics.  
 In this work, the total dielectric thickness can be reduced to 17.7 nm using 
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4.5-nm-thick HfO2 charge trapping layer. While SONOS devices have back 
tunneling issue in erase operation, SAHOS devices can show fast erase speed 
in erase bias larger than 13 V. Therefore, wider memory window can be 
achieved. Also, it has been widely known that the erase speed of HfO2 based 
charge trap memory is slower than that of Si3N4 based devices, because of a 
larger valence-band offset with respect to the SiO2 [41]. However, our 
fabricated devices show comparable erase speed compared to ONO devices, 
and this can be explained by the use of high-ĸ trapping and blocking layers 
allows higher electric field to be applied to the tunneling layer as depicted in 
Fig. 4. 15. Fig. 4. 15 (a) is energy band diagram in planar devices under erase 
operation. Higher electric field compensates the difference of valence band 
offset and holes in valence band can tunnel into the trapping layer. Even in 













      (a)                                   (b) 
Fig. 4. 14. Comparison of program/erase speed. (a) this work (b) ONO devices 












































































































Fig. 4. 15. Energy band diagram in erase operation (a) planar devices (b) 
nanowire devices (channel radius = 10 nm). AHO thickness : 9.7/4.5/3.5 nm 









In channel stacked array (CSTAR), the cross sections of the stacked 
channels are not circular but elliptical with different geometry eccentricity due 
to the declined etch slope. Even though etch slope can be improved with 
advanced etch technology, it is inevitable to avoid geometric eccentricity in 
highly stacked 3D NAND.  
To analyze the characteristic of elliptical channel stacked NAND flash 
memory, 3D TCAD simulation (Synopsys Sentaurus) is used. The devices are 
designed as follows. The p-type body is lightly doped with a concentration of 
1×1015 cm-3., and n+ polysilicon gate is used. Tunneling oxide/nitride/blocking 
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oxide (O/N/O) thickness is 4/8/8 nm, and the gate length is 50 nm. For nitride 
trapping, the uniform trap distribution 1×1020 cm-3 concentration and trap 
energy level of 1.0 eV from conduction band are assumed.  
 
5.2. Simulation Results 
 
 The program operation of NAND flash memory is composed of several 
program pulse steps. For FN tunneling used as programming mechanism, the 
gate voltage of the program pulse Vpp is increased by a constant value Vstep 
after each program step as shown in Fig. 5.1. Therefore, this programming 
scheme is called Incremental Step Pulse Programming (ISPP). Basically, the 
cell's VTH shift (ΔVTH) by one programming pulse is equal to Vstep due to the 
self limitation of the tunneling current. Therefore, ISPP slope in the graph of 
VTH vs. pulse is 1 as indicated in Fig. 5.1. Figure 5.2 shows ISPP characteristic 
of circular and elliptic channels. The ISPP slope of circular channel is ~1. 






Fig. 5. 1. ISPP wave form and I-V curve of circular channel.  
 
 
Fig. 5. 2. ISPP characteristics of circular channel and elliptic channel 
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circular channel. In the early state (State I), the ISPP slope is significantly 
degraded (~0.5). After 5~6 programming pulses, the ISPP efficiency recovers 
with ISPP slope of ~1 (State II). The ISPP slope degradation of elliptical 
channel becomes more severe as the eccentricity of elliptical channel increases. 
In order to understand the degradation of ISPP slope in the elliptic channel, the 
electron trapped charge distribution and channel current behavior are analyzed 
as shown in Figs. 5.3 and 5.4. 
In the early ISPP state (State I), the trapped electron distribution along the 
nitride layer is asymmetric owing to the different electric field concentrations 
near the major and minor axes. The curvature of the nitride trapping layer near 
the minor axis is smaller than that of the layer near the major axis. 
Consequently, more electrons are trapped in the nitride layer near the major 
axis due to the field concentration. In this situation, the device is controlled by 
the local minimum VTH regions near the minor axis where less localized 
trapped charge makes channel inversion easier than the region higher VTH 
regions near the major axis. Therefore, when the elliptical channel flash device 
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is turned on, the channel current congregates in the vicinity of the minor axis 
as shown in Fig. 5.4. 
 
 
Fig. 5. 3. Electron trapped charge density distributions for the elliptic channel 




Fig. 5.4. Electron current density distributions for the elliptic channel with 
major/minor axis=30/15 nm 
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The charge of trapped electrons by ISPP cannot influence the entire channel 
region, which leads to the ISPP slope degradation. For larger eccentricity, the 
ISPP slope degradation is more significant since the localized electron trapping 
and channel current distribution becomes more intensified. In the later ISPP 
state (State II), the already trapped charge decreases the electric field between 
the gate and the channel and the difference of electric field concentrations 
originated from the curvature difference disappears. As shown in Fig. 5.3, the 
electrons are trapped in the entire nitride region. Thus, bit line current flows 
through the entire channel region. When this self-leveling of local electric field 
is complete, the ISPP slope recovers to ~1. 
 In order to control the programmed VTH of the NAND flash memory cell, a 
bit-by-bit program verify algorithm is used. The ISPP operation is split into 
several program pulse steps with a VTH verification operation in between. If the 
VTH of a cell is detected above a target verify level, further ISPP of this single 
cell will be prohibited by setting a program inhibit condition. And, ISPP with 
verification algorithm continues until all selected cells have their target VTH 
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level. Therefore, the total program time of NAND flash array is determined by 
the slowest cell. In 3D NAND flash memory with channel stacked array, the 
cell on the ground floor with the highest eccentricity will be the slowest cell 
due to the most severe ISPP slope degradation. As a consequence, ISPP slope 
degradation of elliptical cell affects the program speed most significantly. Also, 
additional programming pulses for programming of slowest cell aggravate 
program disturbance on the already programmed cells. To solve this 
disadvantage of channel stacked 3D NAND 
flash memory, a new programming method which can reduce the program 
time of the slowest elliptical cell is needed. 
The total VTH shift of ISPP algorithm can be expressed by 
 
, where ΔVTH(first-pulse) is the VTH shift by first ISPP pulse, and N is the total 
number of ISPP pulses. According to the equation, the program time to reach 
the target VTH level can be reduced by increasing the starting program voltage 
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or ISPP slope. As the starting program voltage is higher, the ΔVTH (first-pulse) 
increases as shown in Fig. 5.5. However, ISPP slope is constant regardless of 
the starting program voltage. Because ΔVTH(first-pulse) is determined by 
electric field between gate and channel potential, we can also modulate Δ
VTH(first-pulse) by applying BL voltage to channel as indicated in Fig. 5.6. 
During the program operation in conventional planar NAND flash array, all 
BLs of selected strings are biased at 0 V [2]. On the other hand, each stacked 
channel in our proposed Channel STacked ARray (CSTAR) structure [26] is 
connected with different BL as depicted in Fig. 5.7. We can compensate the 
program speed variation by applying adaptive BL voltage to each layer with 
high start program voltage as indicated in Fig. 9(b) 
The start program voltage is usually determined to prevent the fastest cell (the 
upper cell) exceeding the target VTH level by just one ISPP pulse. To maintain 





Fig. 5.5. Comparison of ISPP for various starting program voltages of circular 
channel with diameter=15 nm. 
 
Fig. 5.6. Comparison of ISPP for various BL voltages of circular channel with 





Fig. 5.7. CSTAR structure and its equivalent circuit diagram and BL biasing of 
new programming method. 
 
Fig. 5.8. Comparison of ISPP for various BL voltages of circular channel with 
diameter = 15 nm. 
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Using this new programming method, we can reduce the program speed 
variation as shown in Fig. 5.8. Also, we can obtain better program speed 
performance by reducing the total program pulses (~25%) as indicated in Fig. 
5.9. 
 
Fig. 5.9. Comparison of the required number of program pulses in the 







5.3. Measurement Results 
 Newly designed programming method to reduce the total program time was 
verified with measurement. All cells have the same the length of minor axis, 
but their lengths of major axis are varied from 30 nm to 60 nm. Fig. 5.10 
shows proposed program method and the variation of program speed. By 
applying different VBL, we can compensate the variation of program speed 
among cells in different layers. We used incremental step pulse program 
(ISPP) operation of fabricated device. There was program speed variation 
between fast cell (a=30 nm) and slow cell (a=60 nm) when conventional 
program method is applied. When the major axis is longer, the program speed 
degraded, and this result is consistent with the simulation results. We can 
reduce the speed difference by applying 1 V to the fastest cell, and increase the 
overall speed by increasing the starting program voltage as shown in Fig.5.11. 
With this method, the number of the total pulses to reach the target program 





(a)                             (b) 
 
  (c) 
Fig. 5.10. (a) Proposed program method. (b) Incremental step pulse program 
(ISPP) operation of fabricated device. (c) Program speed variation between 
fast cell (a=30 nm) and slow cell (a=60 nm) when conventional program 







Fig. 5.11. (a) We can adjust program speed by varying VBL and starting Vpgm. (b) By 






In this thesis, channel stacked NAND flash memory (CSTAR) with high-κ 
charge trapping layer is proposed, fabricated, and characterized. For stacked 
NAND flash memory, the thickness of ONO (memory dielectric layers) is a 
roadblock in scaling-down of the minimum feature size, because channel 
diameter can be scaled down to < 20 nm. However, it is challenging to reduce 
the thickness of oxide-nitride-oxide (ONO) layer, since the charge trapping 
properties degrade when the Si3N4 is made thinner. Adopting HfO2 as a charge 
trapping layer enables us to reduce the thickness of charge trapping layer due 
to its large trap density compared with that of Si3N4. 
To demonstrate the feasibility of HfO2 as a charge trapping layer, CSTAR 
having 4-layer stacked single-crystalline silicon nanowire channel with GAA 
structure was fabricated and measured. Stacked nanowire formation, SiGe 
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selective etch, and uniform deposition of high- layer were demonstrated. 
Consequently, memory characteristics comparable to ONO dielectric flash 
devices can be achieved, when using HfO2 trapping layer with more than 35 % 
reduced thickness.  
  For the optimization of CSTAR operation, a new programming method was 
designed. This method was verified with TCAD simulation and measurement 
using fabricated arrays. With this method, the number of the total pulses to 
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초    록 
 
플로팅 게이트를 기반으로 하는 2 차원 낸드 플래시 메모리는 소자 크기 
축소화를 통한 집적도 향상이 한계에 부딪히게 되었다. 이러한 문제를 해
결하기 위하여, 3 차원으로 적층된 낸드 플래시 메모리가 그 대안으로 떠
오르고 있다. 적층형 낸드 플래시 메모리의 면적을 축소함에 있어서 전자
저장층의 두께가 걸림돌이 되고 있다. 가장 널리 쓰이는 질화막은 두께가 
감소함에 따라 전하 저장 능력이 저하되기 때문에 두께를 줄이는 데 어려
움이 있다. 이에 본 논문에서는 고유전체를 전자 저장층으로 사용하여 채
널 적층 어레이를 기반으로하는 3 차원 낸드 플래시의 집적도 향상을 위한 
연구를 수행하였다.  
1, 2 장에서는 최근 비휘발성 메모리의 연구 동향과 3 차원 적층형 낸드 
117 
 
플래시 메모리의 기술 발전을 소개하였다. 다음으로 고유전체의 메모리 능
력을 평가하기 위하여 캐패시터 및 단층 플래시 메모리 소자를 제작하여 
측정결과를 제시하였다. 4 장에서는 적층된 실리콘 나노와이어에 고유전체 
메모리 절연막을 적용하여 메모리 어레이를 성공적으로 제작하여 그 결과
를 보여주었다. 기존 질화막 기반으로 제작하였던 소자와의 성능을 비교함
으로써 본 연구에서 제작한 소자를 평가하였다. 5 장에서는 채널적층형 메
모리에서의 프로그램 속도를 향상 시킬 수 있는 새로운 동작 방법을 제시
하였으며, 3D 시뮬레이션과 측정을 통해 검증한 결과를 제시하였다. 
주요어: 3 차원 낸드 플래시 메모리, 적층형 어레이 (STAR), 전하 
트랩형 메모리, 고유전체 전하 저장형 메모리 
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